3D-Through Silicon Vias

3D-IC integration by chip or wafer stacking

The stacking assembly process is used for multifunction devices (heterogeneous integration) to improve packaging miniaturization reducing area of individual chips (Yield improvement,reducing number of mask levels per die (Cost reduction)with the result of much shorter global interconnect lines for better performances.

Download the complete presentation by SET